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The objective of this study is to optimize the Cu/Sn solid–liquid interdiffusion
process for wafer-level bonding applications. To optimize the temperature
profile of the bonding process, the formation of intermetallic compounds
(IMCs) which takes place during the bonding process needs to be well
understood and characterized. In this study, a simulation model for the
development of IMCs and the unreacted remaining Sn thickness as a function
of the bonding temperature profile was developed. With this accurate simu-
lation model, we are able to predict the parameters which are critical for
bonding process optimization. The initial characterization focuses on a
kinetics model of the Cu3Sn thickness growth and the amount of Sn thickness
that reacts with Cu to form IMCs. As-plated Cu/Sn samples were annealed
using different temperatures (150C to 300C) and durations (0 min to
320 min). The kinetics model is then extracted from the measured thickness of
IMCs of the annealed samples.
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INTRODUCTION
Cu/Sn solid–liquid interdiffusion (SLID) wafer-
level bonding is an attractive assembly technique for
microelectromechanical systems (MEMS) encapsu-
lation and interconnection due to its low cost, high
temperature stability, high bond strength, and her-
meticity.1,2 This bonding technique has been dem-
onstrated for MEMS encapsulation, high-density
interconnection, and simultaneous MEMS encapsu-
lation and interconnection,3–5 but an optimized
bonding process taking into account the aspects of
wafer-level bonding has not yet been established. A
typical bonding temperature profile and development
of intermetallic compounds (IMCs) during the bond-
ing process are described in Fig. 1.
As any SLID bonding technique, Cu/Sn SLID
bonding is based on rapid formation of IMCs
between two metal components: one low-melting
component (Sn) and one high-melting component
(Cu). The bonding is typically carried out at moderate
temperatures between 250C and 300C,3,6 which is
above the melting point of Sn. When the Sn melts, the
IMCs solidify isothermally. For correctly designed
layer thicknesses, the resulting bond-line will only
consist of Cu and the intermetallic phases (Cu6Sn5
and Cu3Sn), with melting temperatures of 415C and
676C, respectively. The overall goal of the wafer-le-
vel bonding process is to achieve a Cu/Cu3Sn/Cu final
bond-line, which is thermodynamically stable.
An important aspect of Cu/Sn SLID wafer-level
bonding is the formation of Cu6Sn5, the geometry of
which has been shown to influence void formation in
the bond-line. Voids would impact the bond strength
and subsequently the hermeticity and overall reli-
ability. The formation of Cu6Sn5 has been observed
at room temperature.7,8 During a wafer-level bond-
ing process where the temperature is increased
following a defined profile, the Cu6Sn5 grains will
grow. If Cu6Sn5 reaches the Sn surface while the
temperature is still below the melting point of Sn,
the Cu6Sn5 grains will act as spacers, and voids will
later form.7,9
(Received January 10, 2013; accepted July 23, 2013;
published online August 30, 2013)
Journal of ELECTRONIC MATERIALS, Vol. 42, No. 12, 2013
DOI: 10.1007/s11664-013-2711-z
 2013 The Authors. This article is published with open access at Springerlink.com
3582
For a Cu/Sn wafer-level bonding process with high
yield, it is important to ensure that there remains
unreacted Sn at the bond interface when the tem-
perature of the wafer stack reaches the melting point
of Sn (Tm). The amount of Sn which remains at Tm
depends on the initial Sn thickness and the amount of
Sn that has reacted with Cu to form IMCs, which
depends on the temperature profile. For an optimal
bonding temperature profile and Cu/Sn layer thick-
ness design, deeper understanding as well as a sim-
ulation model that can predict the IMC development
during the bonding process are needed.
In this study, the intermetallic formation of elec-
troplated Cu/Sn thin films is studied. Cu/Sn sam-
ples are annealed at different temperatures (150C
to 300C), and then the IMCs are characterized by
optical microscopy, scanning electron microscopy
(SEM), and energy-dispersive x-ray spectroscopy
(EDS). By measuring the growth rate of IMCs,
thermal kinetics models for Cu3Sn and the amount
of Sn that is converted into IMCs are estimated.
Based upon the characterization results, a simula-
tion model which is suitable for understanding and
predicting the IMC development during Cu/Sn
wafer-level bonding is developed. The following
parameters that are critical to bonding process
optimization can thus be predicted:
 The unreacted remaining Sn thickness on each
wafer at the contact temperature (Tc) when two
wafers are brought into contact
 The unreacted remaining Sn thickness on each
wafer when the melting point of Sn (Tm) is
reached
 The time required to convert all Sn into IMCs





The general mechanism of IMC formation during
a Cu/Sn interdiffusion process is in itself under-
stood. The formation rate of IMCs depends on both
the diffusion rate of the species and the actual
chemical reaction kinetics. An illustration of the
IMC formation process is shown in Fig. 2, with the
chemical reactions given in Table I.
The kinetics model for the IMC thickness growth,
or alternatively the thickness of Sn that reacts with
Cu to form IMCs, can be expressed (assuming sim-
plification to a one-dimensional diffusion problem)
as10,11





where yt is the IMC thickness or the Sn thickness
that has reacted with Cu to form IMCs after the
annealing duration t, T is the temperature, Q is the
activation energy, k0 is the diffusion coefficient, y0 is
the initial IMC thickness or initial Sn thickness that
has reacted with Cu to form IMCs, and n is an
empirical exponent.
n = 1/2 corresponds to the analytical solution of
the [one dimension (1D)] diffusion equation, imply-
ing that the diffusion rate dictates the IMC forma-
tion rate. For n = 1/2, other kinetics must also be
considered. In particular, n< 1/2 can be interpreted
as a situation where the reaction rate is limited,
Fig. 2. Schematic illustration of IMC formation during the Cu/Sn
interdiffusion process. Cu6Sn5 is formed at the Cu6Sn5/Sn and
Cu6Sn5/Cu3Sn interface, while the Cu3Sn phase is formed at the Cu/
Cu3Sn and Cu6Sn5/Cu3Sn interface. The chemical reactions for Cu,
Sn, and corresponding IMCs are listed in Table I.
Fig. 1. Typical Cu/Sn SLID wafer-level bonding temperature profile
and formation of IMCs during the bonding process. Wafers are
brought into contact at Tc, which is below the melting point of Sn, Tm.
The temperature is kept at Tm for several minutes, then ramped to
the bonding temperature, Tb. The IMCs formed during the bonding
process are Cu3Sn and Cu6Sn5.
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giving a slower IMC formation rate than can be
explained by diffusion alone. Understanding the
relationship between n and T is important for
accurate prediction of the IMC formation rate for a
given metal system, which again is crucial for opti-
mizing the temperature–time profile in a wafer-le-
vel bonding process.
Material Preparation
For full conversion to a Cu/Cu3Sn/Cu bond inter-
















where MCu and MSn are the weight ratios of Cu and
Sn in Cu3Sn, and yCu and ySn are the thicknesses of
Cu and Sn that are converted into Cu3Sn. In this
study, layer thicknesses of 5 lm of Cu and 1.5 lm of
Sn were selected for characterization. Furthermore,
a Cu/Sn thickness ratio greater than 1.32 was
selected to ensure that there was an excess Cu layer
in the final bond-line to isolate the IMC from the
adhesion layer.
All the Cu/Sn films were deposited by electro-
plating on metallized Si wafers using Cu sulfate-
and Sn sulfate-based electrolytes. The wafers were
thermally oxidized and sputter-coated with TiW
(adhesion and barrier layer) and Au (seed layer).
Photoresist was used as a mask for all electroplat-
ing. Before electroplating, the wafer was activated
by Ar + O2 plasma to ensure an organic-free surface
of the Au seed layer. The electroplating procedure
used a standard pulse plating process with current
density of 10 mA/cm2. A cross-section of an as-pla-
ted sample is shown in Fig. 3.
It is important to point out that, in our experi-
ments, we observed an initial Cu6Sn5 layer of
around 0.5 lm thickness, as shown in Fig. 4. This
phase forms during and immediately after the
plating process of Sn on Cu is completed, possibly
induced by the electric fields in the electroplating
process.
Annealing
Based on earlier experiments3,4,12 with Cu/Sn
SLID bonding, a contact temperature (Fig. 1) of
150C to 200C and a bonding temperature of 250C
to 300C result in high bond strength and high
yield. Annealing temperatures from 150C to 300C
and durations of 0 min to 320 min were selected
(Table II). To minimize the thickness of IMC formed
before the annealing temperature was reached, a
high temperature ramping rate of 50C/min was
selected.
Characterization
The annealed samples were cross-sectioned by
molding individual dies in epoxy, grinding with SiC
paper, and polishing with diamond powder (Ø3 lm
and Ø1 lm). Scanning electron microscopy (SEM)
and energy-dispersive x-ray spectroscopy (EDS)
were used to identify the IMC phases in the bond-
line. IMC thickness was measured by optical
microscopy, as the phases were clearly distinguish-
able by color appearance in optical microscopy, as
verified by EDS. Magnification of 10009 was used
for optical microscopy. Since the cross-sectioned
samples were flat-polished, the optical depth of fo-
cus did not affect the image quality, and high
measurement accuracy could be obtained.
To determine the amount of Sn that had reacted
with Cu to form IMCs, any unreacted remaining Sn
on the annealed samples was removed by wet
etching using 30% HCl solution. Since this etch is
selective for pure Sn, the cross-sections of the etched
samples only consist of Cu and IMCs (Cu3Sn and
Cu6Sn5). The amount of Sn that had reacted with
Cu to form IMCs was calculated as
Table I. Chemical reactions during the Cu/Sn
interdiffusion process
Layer Interface Chemical Reaction
Cu3Sn Cu/Cu3Sn Sndiff + 3Cu = Cu3Sn
Cu3Sn-Cu6Sn5 9Cudiff + Cu6Sn5 = 5Cu3Sn
Cu6Sn5 Cu3Sn/Cu6Sn5 3Sndiff + 2Cu3Sn = Cu6Sn5
Cu6Sn5-Sn 6Cudiff + 5Sn = Cu6Sn5
Fig. 3. As-plated Cu/Sn sample.
Fig. 4. As-plated Cu/Sn sample after Sn etching. The cross-section
shows an initial Cu6Sn5 layer of 0.5 lm which forms immediately
after plating.
Table II. Annealing parameters for IMC charac-
terization (temperature ramping rate 50C/min)
Annealing Temperature (C) Annealing Time (min)
150, 200 0, 10, 20, 40, 80
180 0, 10, 20, 40, 80, 160, 320
225 0, 10, 20, 40
250, 270, 300 0, 5, 10, 20
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ySn ¼ ySn Cu3Snð Þ þ ySn Cu6Sn5ð Þ











where yCu3Sn and yCu6Sn5 are the measured IMC
thicknesses, MSn(Cu3Sn) and MSn(Cu6Sn5) are the
weight ratios of Sn in Cu3Sn and Cu6Sn5, and
ySn(Cu3Sn) and ySn(Cu6Sn5) are the estimated Sn
thicknesses that reacted with Cu to form Cu3Sn and
Cu6Sn5.
Kinetic Model Estimation
A simple linear regression model was used to
extract the diffusion rate k and the empirical expo-
nent n based upon the measured IMC thicknesses
and the model derived from Eq. (1):
lnðy2t  y20Þ ¼ lnðkÞ þ 2n lnðtÞ: (4)
The diffusion coefficient k0 and activation energy
Q could further be obtained from the extracted dif-
fusion rate k by







The simulation model for IMC development and
estimation of unreacted remaining Sn thickness was
based on the extracted kinetic coefficients of Cu3Sn
thickness growth and the amount of Sn that reacted
with Cu to form IMCs. The unreacted remaining Sn
thickness was calculated from the amount of Sn that
reacted with Cu to form IMCs subtracted from the
initial Sn thickness. At any given time t, the thick-
ness of the Cu3Sn layer or the amount of Sn that had
reacted with Cu to form IMCs is yt and the temper-
ature is Tt. Assuming further that y0 = 0, the esti-
mated time required to obtain a given thickness yt at



















: test þ dtð Þ2nt
h i
: (7)
The simulation model for IMC formation
was implemented using MATLAB. For any given
wafer-bonding temperature profile and initial metal
thicknesses, the model calculates the corresponding
IMC thickness and the remaining Sn thickness.
Figure 5 shows an example of a simulation result.
Note that an initial Cu6Sn5 thickness of 0.5 lm is
taken into account in the simulation model.
Prediction of Bonding Parameters and Sn Thickness
With the simulation model shown in Fig. 5, we
can predict tSn, the required time that wafers need
to be kept at the bonding temperature Tb to convert
all Sn into IMCs, and tCu3Sn, the time that wafers
need to be kept at Tb to achieve a final Cu/Cu3Sn/Cu
bond-line. The effect of the initial Sn thickness and
bond parameters (contact temperature, bonding
temperature, and ramping rate) on tSn and tCu3Sn
can then be analyzed.
Wafer-Level Bonding
Earlier studies reported Cu/Sn bonding using a Sn
thickness between 2.5 lm and 6 lm.6,13–16 Success-
ful bonding with Sn thickness of 1.5 lm was also
reported for symmetric bonding (1.5 lm at both
bonding surfaces).3,12,17 To optimize the wafer-level
bonding process further, and in particular to reduce
the time spent in the wafer bonder, it is important to
select an initial Sn thickness that can accommodate
any Cu thickness variation across the wafer, while at
the same time ensuring that pure Sn remains at the
surface when the two wafers make contact. To reduce
the overall bonding time, a thin Sn layer should be
used. In this study, an initial Sn thickness of 1.5 lm
was selected for wafer bonding experiments.
To examine the simulation model, two actual
bonding experiments were carried out with two
Fig. 5. Results of a typical simulation scenario where the inputs are
temperature profile and initial Sn thickness. For this practical simu-
lation, the initial Sn thickness is 1.5 lm. An initial Cu6Sn5 layer
thickness of 0.5 lm is assumed. For this case, the model predicts
that all available Sn will be converted after 26 min; furthermore, the
Cu6Sn5 phase will be converted to Cu3Sn after 68 min in the wafer
bonder.
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different bonding temperature profiles. The wafers
were bonded in an EVG 501 wafer bonder with the
wafer-level bonding temperature profile given in
Fig. 1. Details of bond parameters are given in
Table III.
Cu/Sn bond frames were prepared by a Cu/Sn
electroplating process with layer thicknesses of
5 lm of Cu and 1.5 lm of Sn. After electroplating,
the Au seed and TiW adhesion layers were etched by
KI solution and H2O2 solution. Wafers were aligned
using an EVG 620 mask-bond aligner and then
loaded into the bond chamber. To obtain a vacuum
inside the package, the chamber was evacuated and
purged. The pressure was reduced to 103 mbar,
and the temperature was ramped to the contact
temperature Tc (150C) before the wafers were
brought into contact and the bond pressure was
applied. The temperature was kept at Tc for 5 min
and then ramped to the bonding temperature, Tb
(270C). The temperature was kept at Tb for 15 min
(profile a) or 30 min (profile b). During the bonding
process, Cu and Sn react to form solid IMCs. When
the bond is finished at t3, a final bond-line consisting
of only Cu and IMCs is obtained. The bond pressure




Figure 6 shows the typical development of IMCs
after annealing, where the Cu3Sn and Cu6Sn5
phases can be observed. The IMC phases were
confirmed by EDS analysis. As seen in Fig. 6b, for
the sample annealed at low temperature (150C),
only a thin Cu3Sn layer is visible, even though a
relatively long annealing duration of 80 min was
used. At higher temperatures, as shown in Fig. 6c,
the IMC growth is accelerated and Sn reacts faster
with Cu to form IMCs. For the particular sample
shown, no pure Sn remained after annealing. For
this reason, only samples annealed between 150C
and 200C were used for characterizing the
remaining Sn on the samples.
Kinetics Model Estimation
Figure 7 shows the resulting measurements and
data for estimation of the diffusion rate k and the
empirical exponent n from the Cu3Sn thickness
growth and the amount of Sn thickness converted
into IMCs at different temperatures. The estimated
values are extracted using Eq. 4. The diffusion rate
k as a function of temperature is shown in Fig. 8.
The diffusion coefficient k0 and activation energy Q
were then further extracted from k, based on Eq. 5.
The extracted empirical exponent n for the Cu3Sn
thickness growth and the amount of Sn that reacted
with Cu to form IMCs as a function of temperature
is shown in Fig. 9. Here we clearly observe different
values of n for Cu3Sn and the amount of Sn thick-
ness that reacted with Cu to form IMCs obtained at
different temperatures. For the Cu3Sn phase at
temperatures above the melting point of Sn, n is
equal to 1/2. At temperatures lower than the melt-
ing point of Sn, a smaller value for n is obtained for
Cu3Sn. The same trend with different values of n for
different annealing temperatures was also observed
for Sn. The extracted kinetic coefficients for Cu3Sn
thickness growth and the amount of Sn thickness
that reacted with Cu to form IMCs are provided in
Table IV.
With the kinetic coefficients listed in Table IV,
simulations of the Cu3Sn growth and the remaining
Sn thickness during the annealing process were
carried out. Figure 10 shows a comparison between
the experimental and simulated data. The remain-
ing Sn thickness was extracted from the amount of
Sn that reacted with Cu to form IMCs and the ini-
tial Sn thickness.
As shown in Table IV, different empirical expo-
nents n for the Cu3Sn thickness growth model were
obtained below and above the melting point of Sn.
This differs from earlier published work, which
considered IMC formation to be fully diffusion con-
trolled,18–22 with an analytical solution of the
diffusion equation of n = 1/2. However, several
studies have presented values of n that vary with
Table III. Bonding parameters for two actual
bonding temperature profiles
Profile a Profile b
Contact temperature 150C 150C
Bonding temperature 270C 270C
Bonding time at Tb 15 min 30 min
Fig. 6. Formation of intermetallic phases during the Cu/Sn annealing
process. Both phases of Cu3Sn and Cu6Sn5 can be distinguished
from Cu. Formation of Cu3Sn dominates at high annealing temper-
atures.
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temperature.11,23–25 Vianco et al.11 also obtained
n = 0.4 for an annealing temperature range below
the melting point of Sn (70C to 205C). Our present
work shows an exponent n< 1/2 for T< Tm,
implying that the IMC growth rate is slower than
can be explained by diffusion rates, showing that
the chemical reaction kinetics is slow in this tem-
perature regime. We observe n = 1/2 for T > Tm,
consistent with a faster chemical reaction rate and
an IMC growth rate limited by diffusion alone.
Thus, the diffusion mechanism is the dominating
factor for IMC formation in the wafer-bonding pro-
cess between Tm and Tb.
To characterize the amount of Sn that is con-
verted into IMCs in the bonding process, annealing
temperatures below the melting point of Sn were
Fig. 7. Extracted diffusion rate k and empirical exponent n from the measured thicknesses. The linear trend represents the empirical exponent n,
and the intercept represents the diffusion rate k. Discrete points represent experimental data.
Fig. 8. Diffusion coefficient k0 and activation energy Q extracted from the diffusion rate k as a function of temperature. The linear trend
represents the activation energy, whereas the intercept represents the diffusion coefficient.
Fig. 9. Extracted empirical exponent n as a function of temperature for Cu3Sn and Sn. Note that n = 1/2 (within the measurement accuracy) for
T > Tm, whereas n< 1/2 for T< Tm.
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used. Above the melting point of Sn, no pure Sn will
remain on the Cu surface, however to obtain high
bonding yield, pure and ductile Sn should remain at
the interface of the two bonding partners when
reaching the melting point of Sn.9 Therefore, the
thickness of unreacted remaining Sn between the
bonding surfaces of the two wafers at the contact
point, Tc, as well as at the melting point of Sn (Tm)
are two of the most critical parameters for a high-
yield wafer-level bonding process.
Figure 11 shows a comparison of diffusion con-
stants k collected from literature in addition to our
study. The lines, which represent the activation
energy (Q/R), all have a similar slope, corre-
sponding to Q = 50 kJ/mol(mol K) to 80 kJ/mol
(mol K).10,19,26 However, the intercepts [which rep-
resent the diffusion coefficient, ln (k0)] vary signifi-
cantly between the studies. Liu et al.25 suggested
that the Cu grain size has a significant effect on the
growth rate and thickness of IMC formation. With a
smaller Cu grain size, the IMC growth rate will
increase.
IMC Simulation Model
Predicting the Effect of Bonding Parameters
Since the IMC formation is not accelerated at
temperatures below the melting point of Sn, the
effects of Tc and the ramping rate of the first ramp
step to Tc are not critical for tSn (required time that
wafers should be kept at Tb to consume all Sn into
IMCs) and tCu3Sn (required time that wafers should
be kept at Tb to achieve a final Cu/Cu3Sn/Cu bond-
line). In addition, as the time that the wafers are
kept at the contact temperature is short (several
minutes), the effect of the contact temperature can
be neglected.
Effect of Initial Sn Thickness
Typically in wafer-level bonding, the Sn thickness
varies between 1 lm and 3 lm.3,4,12 Figure 12
shows simulation results for tCu3Sn and tSn as func-
tions of initial Sn thickness.
Effect of Temperature
The bonding temperature plays an important role
in the wafer-bonding process. Different bonding
temperatures (240C to 300C) were simulated.
Figure 13 shows the simulated results for tSn and
tCu3Sn as functions of bonding temperature.
Effect of Ramping Rate
The effect of ramping rate on IMC formation is
important to characterize. If the ramping rate is
low, more Sn reacts with Cu to form IMCs before the
melting point of Sn (Tm) is reached. In the case that
all the Sn reacts with Cu to form IMCs before Tm,
successful bonding is not obtained.
Table IV. Estimated kinetic coefficients for Cu3Sn and the amount of Sn thickness that reacted with Cu to
form IMCs
Cu3Sn Reacted Sn
Diffusion coefficient, k0 (lm
2/min2n) 7.9 9 106 2.8 9 104
Activation energy, Q (kJ/mol K) 78 52
Empirical exponent, n 0.5 for T ‡ 232C 0.45 for T ‡ 180C
0.4 for T< 232C 0.3 for T< 180C
Fig. 10. Comparison between simulation results and estimated values for both Cu3Sn thickness and remaining Sn. The continuous line rep-
resents simulation, and the discrete points represent measured and extracted thickness values from the experimental data, with standard
deviation. For this simulation, the initial Sn thickness was assumed to be 2.3 lm.
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Different bonding temperature profiles with dif-
ferent second step ramp rates of 5C/min to 30C/
min were selected for simulation. For these tem-
perature ramping rates, the contact temperature
was maintained at 150C, the bonding temperature
was kept at 270C, and the initial Sn thickness was
set to 1.5 lm. Figure 14 shows the simulated results
for tSn and tCu3Sn as functions of the second step
ramp rate.
The simulation results for tCu3Sn and tSn as func-
tions of initial Sn thickness, bonding temperature,
and ramping rate show that the initial Sn thickness
and bonding temperature are the most critical
parameters that affect the bonding time. Therefore,
to reduce the overall processing time in the wafer
bonder, an effective solution is to reduce the initial
Sn thickness or to increase the bonding tempera-
ture. For MEMS devices which are sensitive to
temperature, the bonding temperature may be lim-
ited. For thin initial Sn layer thickness, optimization
of the temperature profile, in particular the contact
temperature and ramping rate, is important to en-
sure that there remains unreacted Sn at the bond
interface when the melting point of Sn is reached.
Fig. 11. Comparison of diffusion constants k collected from literature and this study. The relatively similar slope indicates that the activation energy
Q is similar; however the spread of data means that the diffusion coefficient k0 varies, showing dependence on the material properties of Cu.
Fig. 12. tSn and tCu3Sn as functions of initial Sn thickness; bonding
temperature, 270C; contact temperature, 150C; first and second
step ramp rates, 10C/min and 5C/min.
Fig. 13. tCu3Sn and tSn as functions of bonding temperature; contact
temperature, 150C; first ramp rate, 10C/min; second ramp rate,
5C/min; initial Sn thickness, 1.5 lm.
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Comparison of Simulated and Experimental Results
Figure 15a shows a cross-section of a bond-line
that consists of both Cu3Sn and Cu6Sn5. We observe
matching of the simulated and experimental thick-
ness of the Cu3Sn layer. From the simulation, the
thickness of the Cu6Sn5 layer should be
2 9 0.5 lm = 1 lm. This thickness matches quite
well with the measured Cu6Sn5 thickness (0.7 lm).
The observed deviation can be explained by the fact
that the initial Sn thickness of this actual frame
may be less than 1.5 lm. Furthermore, liquid Sn
flows and may be squeezed out during the bonding
process, leading to somewhat reduced Cu6Sn5 layer
thickness compared with the simulated results from
our 1D model.
To achieve a final Cu/Cu3Sn/Cu bond-line, the
time that the wafers need to be kept at the bonding
temperature should be longer—30 min in this case,
as shown in Fig. 15b. Here, the predicted result that
all IMC is converted to Cu3Sn is confirmed by
experiment. With this bonding method, we obtained
dicing yield of 100% (the percentage of dies that
remained after dicing) and sealing yield of 80% (the
percentage of dies that retained vacuum inside after
dicing).
The reactions of Cu and Sn to form IMCs induce a
volumetric change, due to differences in mass den-
sity (Table V). For the layer thicknesses in our
experiments, complete conversion of all Sn to
Cu6Sn5 corresponds to an overall volume reduction
of 2%. Complete conversion to Cu3Sn corresponds to
a further 2% volume reduction. To accommodate
this volume reduction, it is important that the
design does not impose restrictions on the bond-line
to accommodate this volumetric change. In wafer
bonding, the applied pressure will ensure that this
volumetric change is accommodated.
Fig. 14. tCu3Sn and tSn as functions of the second ramping rate;
bonding temperature, 270C; contact temperature, 150C; first step
ramp rate 10C/min; initial Sn thickness, 1.5 lm.
Fig. 15. Different designed bonding profiles for Cu/Sn SLID wafer-level bonding. The first ramping rate is 10C/min; the second ramping rate is
4C/min. Wafers are kept at contact temperature of 150C for 5 min. For profile a: the bonding time at 270C is 10 min, and the final bond
interface consists of Cu3Sn and Cu6Sn5. For profile b: the bonding time at 270C is 30 min, and a final Cu3Sn bond interface is achieved.
Table V. Cu, Sn, and IMC mass densities
Cu Sn Cu3Sn Cu6Sn5
Mass density (g/cm3) 8.9 7.3 8.9 8.3
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Bonding Temperature Profile Optimization
The experiment shown in Fig. 15 and the simu-
lation results for tSn and tCu3Sn shown in
Figs. 12–14 show that the overall process time in
the wafer bonder can be reduced by allowing the
final bond-line to consist of Cu/Cu3Sn/Cu6Sn5/
Cu3Sn/Cu with further annealing of a larger batch
of wafers to convert all the Cu6Sn5 into Cu3Sn. The
simulation results for tbond and tanneal at different
selected temperatures are presented in Table VI,
where tbond is the required time that wafers need to
be kept at the bonding temperature to achieve a Cu/
Cu3Sn/Cu6Sn5/Cu3Sn/Cu bond interface, and tanneal
is the required annealing time to convert all the
Cu6Sn5 into Cu3Sn. Since the bond is left with a
final Cu/Cu3Sn/Cu6Sn5/Cu3Sn/Cu interface, the
effect of bonding temperature on the processing
time in the wafer bonder can be minimized.
Another effective solution to reduce the overall
bonding time is to increase the temperature ramp-
ing rate. Since a high ramping rate is used, the
initial Sn thickness is also reduced.9 The challenge
is that a high ramping rate can cause delamination
of bond frames (between the adhesion layer and
silicon dioxide) due to thermal stress. In addition,
for a vacuum wafer-level encapsulation process, a
pump/purge process is required to obtain a lower
pressure, and this pressure should be achieved
before the wafers are brought into contact. The
pumping process requires time, thus a slow ramping
rate may be required. However, if a slow ramping
rate is used, all Sn may be converted into IMCs
before the melting point of Sn is reached. Therefore,
there is a tradeoff between process time, pumping
time, and contact temperature.
CONCLUSIONS
The formation of IMCs which takes place during
the Cu/Sn SLID wafer-level bonding process was
successfully characterized. Thermal kinetics models
of the Cu3Sn thickness and the amount of Sn that is
converted into IMCs were developed. One of the
major findings of our study is that the empirical
coefficient n depends on temperature. Above the
melting point of Sn, n is equal to 1/2, as expected
from the analytical solution of the diffusion equa-
tion, corresponding to a diffusion-controlled process.
For temperatures below the melting point of Sn, a
value of n below 1/2 is obtained, indicating that
slower chemical reaction limits the IMC growth
rate.
Based on this knowledge of IMC formation during
the annealing process, a MATLAB model was cre-
ated to simulate the IMC development during the
bonding process. Using this simulation model, we
can predict the parameters that are important for
bonding temperature profile optimization: unre-
acted remaining Sn thickness on each wafer at the
contact temperature and bonding temperature, and
required bonding times to achieve Cu/Cu3Sn/
Cu6Sn5/Cu3Sn/Cu and Cu/Cu3Sn/Cu final bond-
lines. Experiments show that the simulation model
accurately predicts the IMC formation during the
bonding process. The experimental and simulation
results show that an effective solution to reduce the
bonding time is to leave the final bond-line as Cu/
Cu3Sn/Cu6Sn5/Cu3Sn/Cu, with further annealing
performed outside the wafer bonder to convert all
the Cu6Sn5 into Cu3Sn.
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